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(57) ABSTRACT 
Systems and methods for producing high quantum efficiency 
silicon devices. A silicon MBE has a preparation chamber 
that provides for cleaning silicon surfaces using an oxygen 
plasma to remove impurities and a gaseous (dry) NH,+NF, 
room temperature oxide removal process that leaves the sili-
con surface hydrogen terminated. Silicon wafers up to 8 
inches in diameter have devices that can be fabricated using 
the cleaning procedures and MBE processing, including delta 
doping. 
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DELTA-DOPING AT WAFER LEVEL FOR 
HIGH THROUGHPUT, HIGH YIELD 
FABRICATION OF SILICON IMAGING 
ARRAYS 
5 
CROSS-REFERENCE TO RELATED 
APPLICATIONS 
This application claims priority to and the benefit of co-
pending U.S. provisional patent application Ser. No. 61/285, 10 
288, filed Dec. 10, 2009, and of co-pending U.S. provisional 
patent application Ser. No. 61/303,551, filed Feb. 11, 2010, 
each of which applications is incorporated herein by refer-
ence in its entirety. This application is also related to U.S. Pat. 
Nos. 4,798,598, 4,822,748, 4,882,609, 5,316,586, 5,376,810, 15 
5,701,016, 6,403,963, 7,786,421 and 7,800,040, each of 
which patents is incorporated herein by reference in its 
entirety, and all of which are commonly assigned to the 
assignee of the present application. 
20 
STATEMENT REGARDING FEDERALLY 
FUNDED RESEARCH OR DEVELOPMENT 
The invention described herein was made in the perfor-
mance of work under a NASA contract, and is subject to the 25 
provisions of Public Law 96-517 (35 USC 202) in which the 
Contractor has elected to retain title. 
FIELD OF THE INVENTION 
30 
The invention relates to systems and methods for process-
ing semiconductors in general and particularly to systems and 
methods that employ dry processing. 
BACKGROUND OF THE INVENTION 	 35 
Solid state imaging detectors, such as charge-coupled 
devices and CMOS imaging detectors, are conventionally 
illuminated through the front surface. In this configuration, 
structures designed for circuit operation (including patterned 40 
oxides, polysilicon electrodes, and metal interconnects) 
cause reduction of quantum efficiency and loss of resolution 
by absorption and scattering of incident light. Soon after the 
invention of charge-coupled devices, a back-illuminated 
CCD was demonstrated, in which light the imaging detector 45 
is flipped upside down and illuminated from the opposite side 
of the silicon wafer. Back-illumination typically requires 
removal of the low-resistivity substrate and passivation of the 
exposed silicon surface. In the case of high resistivity sub-
strates, substrate removal is not required, but substrate thin- 50 
ning and surface passivation are still required to achieve high, 
stable quantum efficiency across a broad spectral range. Vari-
ous technologies for thinning are described in the literature. 
Surface passivation has been a critical part of silicon device 
development from the beginning. The first successful dem- 55 
onstration of amplification with a solid-state transistor 
closely followed John Bardeen's seminal paper on the role of 
surface charge and rectification at the semiconductor surface, 
and the development of integrated circuits in the 1960's was 
enabled by the discovery of technologies for surface passiva- 60 
tion with thermal oxides. Virtually all semiconductor 
devices including especially solid-state imaging devices 
depend for their performance and stability on surface passi-
vation processes. Since the first demonstration of silicon 
CCDs in 1969, many of the key advances in device perfor- 65 
mance have been related to the passivation of the S' 
—S'02 
surface, including especially the front-side developments of  
buried channel devices, and surface inversion during charge 
integration (also known as multi-pinned phase, or MPP). 
Back-illuminated detectors were demonstrated as early as 
1974, but the performance of these early back-illuminated 
devices suffered from the lack of an adequate surface passi-
vation technology. The significance of this problem was real-
ized by NASA in the aftermath of the 1984 discovery of 
quantum efficiency hysteresis in CCDs built into the Hubble 
Space Telescope's Wide Field/Planetary Camera (WF/PC). 
Instabilities related to surface traps and poor passivation 
plagued WF/PC practically up to the 1992 launch of WF/PC 
II, in which back-illumination was abandoned in favor of 
phosphor-coated, front-illuminated CCDs. 
JPL developed delta-doping in 1992 as a method and 
device for achieving stable, high ultraviolet quantum effi-
ciency in silicon CCDs (U.S. Pat. No. 5,376,810, Dec. 27, 
1994). Initial MBE growths at JPL in 1991 used MBE to grow 
5 mu of uniformly boron-doped silicon, as described in 
Michael E. Hoenk, Paula J. Grunthaner, Frank J. Grunthaner, 
R. W. Terhune, and Masoud Fattahi, "Epitaxial growth of p+ 
silicon on a backside-thinned CCD for enhanced UV 
response," Proc. SPIE 1656, 488 (1992). In all subsequent 
growths on CCDs and other imaging detectors, JPL used 
MBE to grow delta-doped silicon layers for surface passiva-
tion, as described in Michael E. Hoenk, Paula J. Grunthaner, 
Frank J. Grunthaner, R. W. Terhune, Masoud Fattahi, and 
Hsin-Fu Tseng, "Growth of a delta-doped silicon layer by 
molecular beam epitaxy on a charge-coupled device for 
reflection-limited ultraviolet quantum efficiency," Appl. 
Phys. Lett. 61,1084 (1992). This approach used highly doped 
silicon to create a strong near-surface electric field and elimi-
nate the back surface potential well, thus passivating the 
silicon surface and achieving the desired high quantum effi-
ciency and stability. The development of low-temperature 
MBE processes at JPL in the 1980's was an important tech-
nology for the implementation of MBE-growth as a surface 
passivation technology for CCDs. 
There is a need for systems and methods that can provide 
silicon devices having improved passivation of surfaces and 
interfaces (especially over large area devices and/or wafers), 
in order to provide improvement of operating parameters 
(such as improved stability, reduced leakage and/or dark cur-
rent, and improved efficiency), and/or improved manufactur-
ing parameters (such as yield and throughput). 
SUMMARY OF THE INVENTION 
According to one aspect the invention features a method 
and apparatus for implementing surface passivation by quan-
tum exclusion, in which subnanometer- scale control over 
surface structures and materials produces a buried electronic 
surface that isolates the physical surface from the bulk semi-
conductor material, and prevents the interaction of minority 
carriers with surface defects. 
According to one aspect, surface passivation by quantum 
exclusion stabilizes the electronic properties of silicon sur-
faces and interfaces without requiring low defect densities at 
the interface. 
According to one aspect, surface passivation by quantum 
exclusion stabilizes the electronic properties of silicon sur-
faces and interfaces without exposing the surface to process 
temperatures greater than 600° C. 
According to one aspect, the invention features a silicon 
device. The device comprises a silicon wafer having the 
device fabricated on a first surface thereof, and having a 
second surface; the silicon wafer having an abrupt doping 
profile situated adjacent at least one of the first surface and the 
US 8,828,852 B2 
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second surface, the abrupt profile having a dopant concentra-
tion at least 10 20 cm-' and a dopant gradient at least one 
decade per mu; the silicon wafer having at least one of the first 
surface and the second surface electronically passivated irre-
spective of a density of defects present on the respective one 5 
of first surface and the second surface. The term "electroni-
cally passivated" is defined to mean that charge carriers 
approaching a surface from the bulk beyond the abrupt dop-
ing profile have a reduced likelihood of being recombined at 
defects on the surface as compared to a surface of a silicon io 
material lacking the abrupt profile. 
In one embodiment, the abrupt profile has a dopant con-
centration at least 1021 CM  -3 and a dopant gradient at least one 
decade per mu. 
In another embodiment, the silicon device comprises a 15 
surface cleaned in a two step gaseous cleaning process. 
In yet another embodiment, the device comprises a device 
selected from the group of devices consisting of a CCD 
device, a CMOS device, an NMOS device, a photodiode, and 
a silicon solar cell. 20 
According to another aspect, the invention relates to a 
molecular beam epitaxy apparatus for processing a silicon 
material. The molecular beam epitaxy apparatus comprises 
an epitaxy chamber configured to perform molecular beam 
epitaxy on a silicon material; a preparation chamber config- 25 
ured to clean a surface of the silicon material of surface 
contaminants by an oxidizing plasma process, and configured 
to remove an oxide from the surface of the silicon material by 
formation and removal of a volatile silicate, the preparation 
chamber having at least one mutual communication port with 30 
the epitaxy chamber whereby the silicon material can be 
transferred between the epitaxy chamber and the preparation 
chamber; a plasma source attached to the preparation cham-
ber, the plasma source configured to generate an oxidizing 
plasma; a throttle valve, a controller, and a reactive gas sup - 35 
ply, configured to provide reagent gases to the preparation 
chamber; and pumping equipment configured to provide a 
reduced pressure within the preparation chamber. 
In one embodiment, the plasma source configured to gen-
erate an oxidizing plasma is configured to generate an oxygen 40 
plasma. 
In another embodiment, the preparation chamber config-
ured to remove an oxide from the surface of the silicon mate-
rial by formation and removal of a volatile silicate is config-
ured to use NH3 and NF 3 to generate a volatile silicate. 45 
In yet another embodiment, the epitaxy chamber is config-
ured to accommodate at least one silicon material having a 
dimension of at least 6 inches. 
In still another embodiment, the epitaxy chamber is con-
figured to accommodate at least one silicon material having a 50 
dimension of at least 8 inches. 
In a further embodiment, the apparatus is configured to 
process the silicon material at a temperature less than or equal 
to 450° C. 
In yet a further embodiment, the silicon material comprises 55 
a device selected from the group of devices consisting of a 
CCD device, a CMOS device, an NMOS device, a photo-
diode, and a silicon solar cell. 
In one more embodiment, the silicon material comprises a 
delta-doped device. 	 60 
In still a further embodiment, the silicon material com-
prises a device configured to operate under back-illumina-
tion. 
According to one aspect, the invention features a silicon 
processing method. The silicon processing method comprises 65 
the steps of providing an MBE apparatus; providing a silicon 
material to processed; applying an oxidizing plasma to a 
4 
surface of the silicon material; reacting an oxide present on 
the surface of the silicon material with reagent gases to form 
a silicon compound volatile at a temperature below 450° C.; 
and removing the silicon compound to provide a clean hydro-
gen-bonded silicon surface on the silicon material. The MBE 
apparatus comprises an epitaxy chamber configured to per-
form molecular beam epitaxy on a silicon material; at least 
one preparation chamber configured to clean a surface of the 
silicon material of surface contaminants by a process having 
an impurity removal step, and having an oxide removal step, 
the at least one preparation chamber having at least one 
mutual communication port with the epitaxy chamber 
whereby the silicon material can be transferred between the 
epitaxy chamber and the at least one preparation chamber; the 
at least one preparation chamber having in communication 
therewith a plasma source configured to generate an oxidizing 
plasma, at least one throttle valve, at least one controller, and 
at least one reactive gas supply configured to provide reagent 
gases to the at least one preparation chamber; and pumping 
equipment configured to provide a reduced pressure within 
the at least one preparation chamber. 
In one embodiment, the silicon processing method further 
comprises the step of performing molecular beam epitaxy on 
the silicon material. 
In another embodiment, the step of performing molecular 
beam epitaxy on the silicon material comprises performing 
delta doping. 
In yet another embodiment, the silicon material is main-
tained at a temperature less than or equal to 450° C. 
In still another embodiment, the silicon material comprises 
a device selected from the group of devices consisting of a 
CCD device, a CMOS device, an NMOS device, a photo-
diode, and a silicon solar cell. 
In a further embodiment, the silicon material comprises a 
device configured to operate under back-illumination. 
In yet a further embodiment, the at least one preparation 
chamber comprises two preparation chambers. 
In an additional embodiment, the impurity removal step is 
performed in a first of the two preparation chambers and an 
oxide removal step is performed in a second of the two prepa-
ration chambers. 
In one more embodiment, the impurity removal step and 
oxide removal step are repeated multiple times. 
In still a further embodiment, one of the first and second 
preparation chambers is a glove box. 
In yet another embodiment, the impurity removal step and 
the oxide removal step are repeated multiple times. 
In one embodiment, the impurity removal step is an oxida-
tion step. 
In another embodiment, the oxidation step is performed 
using a gas comprising oxygen. 
In yet another embodiment, the impurity comprises car-
bon. 
In still another embodiment, the impurity removal step is a 
reduction step. 
In a further embodiment, the reduction step is performed 
using a gas selected from the group consisting of H 2, NH3 , 
and mixtures thereof. 
In yet a further embodiment, the impurity comprises car-
bon. 
In an additional embodiment, the oxide removal step is 
performed using a gas selected from the group consisting of 
NF3, NH3, N2, H2 and mixtures thereof. 
In one more embodiment, the oxide removal step is per-
formed using a fluorine containing gas. 
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In still a further embodiment, the fluorine containing gas is 	 comparison, the silicon reflection limit is shown in the figure, 
selected from the group consisting of HF, NF 3 , and Fz and 	 along with quantum efficiency measurements of an antire- 
mixtures thereof. 	 flection-coated, delta-doped CCD. 
The foregoing and other objects, aspects, features, and 	 FIG. 6 is a diagram showing the quantum efficiency of a 
advantages of the invention will become more apparent from 5 delta-doped CMOS imaging array, shown without an antire- 
the following description and from the claims. 	 flection coating. As with delta-doped CCDs, the quantum 
efficiency of delta-doped CMOS arrays is limited primarily 
BRIEF DESCRIPTION OF THE DRAWINGS 
	
by reflection from the silicon surface. Most of the improve- 
ment in quantum efficiency achieved with back illumination 
The objects and features of the invention can be better io results from the elimination of absorption in the front surface 
understood with reference to the drawings described below, 	 structures as a loss mechanism. Delta-doping passivates the 
and the claims. The drawings are not necessarily to scale, 	 silicon surface in the thinned CMOS imaging array, which is 
emphasis instead generally being placed upon illustrating the 	 essential for the elimination of excess dark current during 
principles of the invention. In the drawings, like numerals are 	 normal operation of the device. For comparison, both back- 
used to indicate like parts throughout the various views. 	 15 illuminated and front-illuminated quantum efficiencies of the 
FIG.1 is a schematic drawing of the electronic band struc- 	 delta-doped CMOS device are plotted in the figure. 
ture in a back illuminated silicon imaging detector. The detec- 	 FIG. 7 is a diagram showing the quantum efficiency data 
tor is depicted in cross section, with the back surface on the 	 from a delta-doped CCD taken over a three-year timespan, 
left and the front surface on the right. The front surface 	 demonstrating the long-term stability of surface passivation 
electrodes, consisting of multiple layers of oxide, polysilicon, 20 by delta-doping. 
and metal, are shown schematically on the right, and an oxide 	 FIG. 8 is a diagram showing the quantum efficiency data 
formed on the back surface is shown schematically on the left. 	 comparing CCDs produced by several different device manu- 
Light enters the detector from the back surface, generating 	 facturers, showing that delta-doping produces repeatable per- 
free electrons in the conduction band. In order to be detected, 	 formance independent of variations in CCD design and pro- 
the electrons must move by drift and diffusion into the buried 25 cess parameters. 
channel near the front surface. However, positive charge at the 	 FIG. 9 is a diagram showing the quantum efficiency data 
back surface creates a backside potential well, which can trap 	 from several p-channel CCDs, showing the dependence of the 
some of the photogenerated electrons. 	 performance on cap layer thickness grown by molecular 
FIG. 2 is a diagram showing the near surface conduction 	 beam epitaxy. The highest quantum efficiency is observed for 
band edge calculated for four different methods of surface 30 the two thinnest cap layer thicknesses. As expected from 
doping. The potential energy is plotted in eV, and depth from 	 quantum mechanical calculations similar to that illustrated in 
the surface is given in nanometers; for comparison, the mini- 	 FIG. 3, trapping of photogenerated charge at the surface can 
mum 1/e absorption depth in silicon is approximately 4 nm, 	 be prevented by placing the delta-layer within a few nun of the 
and thermal energy is approximately 0.015 eV at —100 C. In 	 surface. 
order to prevent trapping of UV-generated photoelectrons in 35 FIG. 10 is an image of a 150 mm silicon wafer with CMOS 
the backside potential well and eliminate quantum efficiency 	 imaging that has been bonded to a support wafer and thinned 
hysteresis, a sharply peaked dopant profile is essential to 	 to 5 microns. 
creating a strong electric field within a few nm of the surface. 	 FIG. 11 is an image of a 2 kx4 k delta-doped, p-channel 
Only delta-doping can achieve this goal. 	 CCD in a prototype package. 
FIG. 3 is a diagram showing the calculated electronic wave 40 	 FIG. 12 is an image of a USAF test pattern taken using a 2 
functions showing one of the essential features of surface 	 kx4 kdelta-doped, p-channel CCD. Sharp features are indica- 
passivation by quantum exclusion. The figure shows the cal- 	 tive of full depletion of this 250 micron thick, device fabri- 
culated conduction band edge and ground state wave function 	 cated on an ultrahigh purity silicon substrate. 
of electrons "trapped" between the surface and the delta- 	 FIG. 13 is an image of a 3.5 kx3.5 k delta-doped, p-channel 
doped layer. The sharply peaked surface potential created by 45 CCD in a prototype package. 
delta-doping reduces the backside potential well of FIG.1 to 	 FIG. 14 is a diagram that shows a schematic cross section 
a quantum well, nearly 1 eV in depth and <2 nm in width. 	 of an AR-coated, delta-doped CCD that was bonded to a 
Quantum confinement of electrons in this well increases the 	 silicon handle wafer prior to thinning and delta-doping. In 
ground state energy of "trapped" electrons significantly 	 this figure, through-hole vias have been patterned on the 
above the conduction band edge, and the wave function 5o handle wafer and filled with metal in order to contact the 
extends into the bulk semiconductor where there is a high 
	
buried CCD bond pads. This bonding process provides 
density of lower energy states. This indicates that there is no 	 mechanical support for the thinned device, which is a key step 
bound state for electrons at the surface, and electrons pro- 	 in wafer-scale MBE processing. 
duced in the near surface region can rapidly tunnel through 
	
FIG. 15 is a diagram illustrating in cross sectional view the 
the delta-layer to lower energy states in the bulk silicon. 	 55 process flow showing device structure at various stages of the 
FIG. 4 is a diagram showing the quantum efficiency mea- 	 processing, including bonding, thinning, surface preparation, 
surements of a delta-doped, p-channel CCD, demonstrating 	 MBE growth, post-growth surface passivation (optional), and 
near reflection-limited quantum efficiency from the UV 
	
AR coating (optional). 
through the near infrared. Half of the CCD back surface has 	 FIG. 16 is a diagram illustrating in cross sectional view the 
been coated with a bilayer antireflection coating. For com-  60 process flow showing final steps, including AR-coating, pat-
parison, the silicon transmittance is plotted in the figure for 	 terning, etching, and packaging. 
coated and uncoated regions. 	 FIG. 17 is an image of a Veeco Gen200 MBE system 
FIG. 5 is a diagram showing the quantum efficiency mea- 	 showing cluster tool and various modules for automated 
surements of a delta-doped n-channel CCD, showing reflec- 	 wafer transfer, storage, and processing. 
tion-limited quantum efficiency from the soft x-ray through 65 	 FIG. 18 is an image of 150 mm wafer that has been pat- 
the visible regions of the spectrum. Note that the data shown 	 terned processed to form multiple imaging devices and test 
in the figure have been corrected for quantum yield. For 	 structures. 
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FIG. 19 is a flat-field ultraviolet image taken with delta- 	 gone into developing passivation layers and near-surface 
doped CCD, showing excellent uniformity. 	 dopant profiles for optimal performance of solar cells, UV 
FIG. 20 is a diagram showing a schematic representation of 	 photodetectors, and back-illuminated imaging detectors. 
bonding and thinning process. 	 Examples of surface passivation technologies developed for 
FIG. 21 is a diagram showing the steps in cleaning a wafer 5 back-illuminated imaging detectors include the UV flood, 
surface using conventional processing. 	 platinum flash gate, chemisorption, shallow implantation of 
FIG. 22 is a diagram showing a schematic representation of 
	 dopants, shallow diffusion of dopants, and delta-doping. 
in vacuo wafer-level surface preparation processes. 	 Two of the major difficulties with the various technologies 
FIG. 23 is a diagram showing a schematic representation of 
	 for surface passivation methods lie with the various instabili- 
an in vacuo native oxide removal process, producing a clean, io ties associated with surface states and defects that affect 
hydrogen-terminated surface that is ready for MBE growth. 	 device performance, and the susceptibility of the surface to 
FIG. 24 is a schematic diagram showing an in vacuo sur- 	 degradation by radiation or exposure to UV radiation. Quan- 
face preparation chamber in the JPL MBE system. 	 tum efficiency hysteresis has plagued scientific solid-state 
FIG. 25 is a schematic diagram of gas manifold providing 	 imaging detectors ever since NASA first invested in charge 
process gases to the in vacuo surface preparation chamber in 15 coupled devices (CCDs) in the early 1970's. Instabilities are 
the JPL MBE system. 	 especially problematic in the technologically important area 
FIG. 26 is an image showing in the foreground an 8 inch 	 of deep ultraviolet photodetectors and imagers, because deep 
silicon wafer on a platen being transferred between a glove 	 ultraviolet photons and other forms of ionizing radiation 
box and a load lock, with components of the Veeco GEN200 	 carry sufficient energy to damage the surface, altering surface 
Silicon MBE apparatus to which the glove box and load lock 20 charge and producing electrically active defects. Exposure to 
are connected visible in the background. 	 ionizing radiation is a serious problem for both field-induced 
passivation and doping passivation. 
DETAILED DESCRIPTION 
	
Here we focus on doping the surface. In general, doping the 
surface of an imaging detector mitigates, but does not com- 
Delta Doping: Passivation of Semiconductor Surfaces by 25 pletely eliminate, trapping of photogenerated charge at the 
Quantum Exclusion 	 surface. Surface charge depletes the surface to a depth that 
Growth of highly doped silicon by molecular beam epit- 	 depends on the amount of charge in the oxide and the spatial 
axy, first demonstrated at the Jet Propulsion Laboratory (JPL) 	 distribution of ionized dopant atoms beneath the surface. 
in 1991, is the only surface passivation technology that elimi- 	 Variation of the surface charge causes variation in the width of 
nates quantum efficiency hysteresis in back-illuminated sci-  30 the depletion layer, which in turn causes variation in the 
entific imaging arrays. Delta-doping Tests specifically 	 quantum efficiency. In particular, the width of the surface 
designed to characterize the stability of delta-doped detectors 	 depletion layer may vary under illumination. Changes to the 
and to search for signs of hysteresis showed no trace of 
	
depletion layer width may be permanent (e.g., UV-induced 
hysteretic response. Quantum exclusion both explains the 	 creation of defects at S'0 2 Si interface), or temporary (e.g., 
exceptional performance of delta-doped CCDs, and extends 35 UV-adsorbed ions, and/or dynamic trapping of mobile charge 
the concepts and applications to existing devices, novel 	 carriers at the surface). This phenomenon, known as quantum 
devices, and new applications that are relevant to NASA's 	 efficiency hysteresis, is a majorproblem in scientific imaging 
conduct of aeronautical and space activities. 	 detectors. 
Surfaces and interfaces in semiconductors are the source of 
	
One solution involves delta-doping the surface of back- 
a variety of problems in semiconductor devices. Surface/ 40 illuminated CCDs and CMOS imaging arrays to passivate the 
interface states can act as electronic traps and centers of 	 surface, and, uniquely among known surface passivation 
recombination and generation that can have multiple delete- 	 methods, completely eliminate quantum efficiency hyster- 
rious effects on device performance, including dark current, 	 esis. Delta-doping is an example of surface passivation by 
noise, and instabilities in semiconductor devices, and thus 	 quantum exclusion. 
present a long-standing problem in semiconductor device 45 We now present a quantum mechanical formulation of the 
technology. Passivation of surfaces and interfaces mitigates 	 problem and its solution, which provides a new explanation 
these problems. One aspect of this more general problem is 	 for the observation that delta-doped CCDs have proven 
surface passivation in solar cells, photodiodes and back-illu- 	 impervious to the damaging effects of deep ultraviolet light 
minated imaging detectors. This is illustrated by FIG. 1. 	 and other forms of ionizing radiation. It is stipulated that the 
Instate-of-the-art devices, surface passivation is addressed 50 concept of surface passivation by quantum exclusion is more 
by two strategies that can be used alone or in combination. For 	 general both in method and application; that other methods of 
example, in silicon solar cells, the lowest reported surface 	 creating the required near-surface electronic potential can be 
recombination velocities (a measure of the effectiveness of 	 developed based on these concepts; and that passivation by 
surface passivation) are achieved using a combination of 	 quantum exclusion may find useful application in a larger 
these strategies. In the first approach, defects at surfaces and 55 class of semiconductor devices and applications than the 
interfaces are eliminated, neutralized, or otherwise electri- 	 above-cited examples of solar cells, photodetectors, and 
cally deactivated through chemical passivation and/or 	 back-illuminated solid-state imaging devices. 
growth/deposition of a low-defect surface. Examples of this 	 Quantum mechanical exclusion of minority carriers from 
strategy include the formation of high quality S'0 2 layers on 	 the surface results in exceptional performance and stability of 
a silicon surface in order to minimize the surface defect 60 imaging detectors. Because of the relationship between wave 
density, and the chemical passivation of defects with atomic 	 functions and electronic potential of doped semiconductors, a 
hydrogen by, for example, annealing in forming gas or ion 	 strongly-peaked, near-surface doping profile creates an elec- 
implantation and thermal activation. Second, chemisorption 	 tronic potential that effectively excludes minority carriers 
and/or surface doping methods can be used to create an elec- 	 from interacting with the surface. Conceptually, this results in 
tric field near the semiconductor surface, in order to bias the 65 the formation of an electronic surface that is buried beneath 
surface into accumulation and prevent minority carriers from 	 the physical surface, thus isolating and decoupling surface 
interacting with surface defects. A great deal of effort has 	 states and defects from interfering with device operation. 
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This decoupling of the electronic and physical surfaces is 	 tions for a specific semiconductor device structure. The quan- 
extremely important in delta-doped imaging detectors, 	 tum mechanical formalism used to describe semiconductor 
because it prevents surface coatings, chemisorbed molecules, 	 inversion layers, when applied to the back surface of a delta- 
and external fields from affecting the stability of a delta- 	 doped CCD, shows that electronic states in the backside 
doped detector. 	 5 potential well are strongly coupled to the lower-energy con- 
The isolation of electronic and physical surfaces by quan- 	 duction band states in the bulk semiconductor (see FIG. 3). In 
tum exclusion is important, but this represents only part of the 	 the case of delta-doping, the dopant profile, and hence the 
potential for this technology. The concepts and methods pre- 	 electronic potential, is so strongly peaked near the surface 
sented here can be generalized to encompass many more 	 that the wave functions of minority carriers in the near-sur- 
device structures and technologies. The epitaxial growth io face potential well cannot be fully confined to the surface 
technology used for delta-doping surfaces, together with the 	 region, but instead spread well into the region where the 
theory of surface passivation by quantum exclusion, are 	 conduction band forms a continuum in energy. Under these 
readily extendable to more complicated structures and func- 	 conditions, the "surface states" are only quasi-bound, and 
tions, especially with respect to two and three dimensional 	 minority carriers in these states are rapidly transported away 
patterned structures. The ability to fabricate semiconductor 15 from the surface by quantum mechanical tunneling. In effect, 
dopant profiles with atomic-scale precision enables the 	 there are no bound states for minority carriers at the back 
manipulation of quantum mechanical states and quantum 	 surface, resulting in a highly effective passivation of the sur- 
transport of electrons and holes. These technologies can thus 	 face. Thus, in this technologically important example, the 
be applied in the design, modification, and development of 
	
"backside potential well" of thinned, delta-doped, back-illu- 
many conceivable device structures, seeking either optimal 20 minated imaging detectors is effectively eliminated in the 
performance of existing devices or developing new devices 	 probabilistic sense of quantum mechanics, and trapping of 
and structures. 	 electrons at the surface becomes impossible. 
We define quantum exclusion as the effective isolation of 
	
Surface passivation by quantum exclusion results in the 
minority carriers from the near-surface region of a semicon- 	 effective isolation of the physical surface, where are located 
ductor based on the probabilistic laws of quantum mechanics 25 surface defects and traps, from the electronic surface, which 
as applied to dopant profiles that can be precisely controlled 
	
is defined in space by the position of the buried delta-doped 
on an atomic scale. According to quantum mechanical for- 	 layer. In the case of delta-doping, the theory provides a quan- 
malism, semiconductor structures formed on length scales 	 titative means of determining how sharply peaked the dopant 
comparable to the effective Bohr radius of electrons and/or 	 profile must be, how close the peak must be to the surface, and 
holes are characterized by quantized energy states, which so what concentration of dopant atoms must be achieved in order 
effectively increases the electronic band gap within such 	 to achieve quantum exclusion. More importantly, the theory 
structures. It was predicted in the 1950's, and experimentally 	 and concepts of quantum exclusion developed to analyze this 
verified in the 1960's that electronic states can be quantized 	 one dimensional problem can be generalized to solve prob- 
near semiconductor surfaces, such as for electronic states in 	 lems in two and three dimensions. For example, by combin- 
the inversion layer of a silicon surface that was subjected to a 35 ing semiconductor patterning technologies with molecular 
strong electric field. Majority carriers in the inversion layer 	 beam epitaxial growth technologies, it will be possible to 
form a two-dimensional electron gas, in which the energies, 	 engineer three dimensional "electronic surfaces and inter- 
density of states, and mobility are strongly influenced by 	 faces" to develop new applications and novel nanostructured 
quantum confinement. 	 devices. A number of problems having to do with surface 
In particular, quantum mechanical calculations of elec-  40 states and defects at the front surface of semiconductor 
tronic states in the vicinity of a delta-doped surface explain 	 devices may be amenable to this approach. For example, 
the observed 100% internal quantum efficiency and stable 	 surface-generated dark current currently constitutes one of 
response in back-illuminated, delta-doped charge coupled 	 the major limitations to the performance of CMOS imaging 
devices (CCDs). Delta-doping presents a unique case among 	 detectors. Problems such as this, in which semiconductor 
surface doping technologies, in that all of the dopant atoms 45 surfaces and interfaces introduce problems such as excessive 
are concentrated at a fixed distance from the surface. Using 	 surface-generated dark current, trapping of charge at inter- 
the atomic-scale control over crystal composition made pos- 	 faces, and so-called "spurious charge" injection, can be 
sible by molecular beam epitaxy (and to a lesser extent by 	 approached by developing two- and three-dimensional struc- 
some other crystal growth technologies), a sharply peaked 	 tures that use quantum exclusion to isolate surface states and 
dopant profile can be formed with precision, such that the 5o defects (the physical surface) from the electronic surface and 
peak is formed within a few nanometers of the silicon surface 	 active volume of the device. Other applications of quantum 
(see FIG. 2). Such a sharply-peaked dopant profile is termed 	 exclusion may be found. 
delta-doping, in reference to the mathematical delta function. 	 One example of practical utility involves telescopes. At the 
Delta-doped CCDs have been shown to exhibit nearly 100% 
	
heart of every ground-based astronomical telescope and 
internal quantum efficiency throughout the visible and ultra-  55 every telescope launched by NASA into space are solid state 
violet regions of the spectrum. Furthermore, delta-doped 
	
imaging detectors, which transform light into digital images 
CCDs do not exhibit quantum efficiency hysteresis even 	 with exceptional sensitivity, resolution, and dynamic range. It 
under exposure to Lyman-alpha radiation at 121.6 mu. 	 is no small task to achieve such precision. Light incident on 
Delta-doped CCDs therefore offer a concrete example that 	 the solid-state imaging array is converted into charge, which 
surface passivation by quantum exclusion is not only pos-  60 is collected over the entire array and measured with sensitiv- 
sible, but practical and useful in the design of semiconductor 	 ity that can approach the level of single electrons, and yet 
devices. The spreading-out in space of both minority and 	 maintain exceptional photometric precision over a dynamic 
majority carriers in semiconductors is described mathemati- 	 range covering four to five orders of magnitude. At this level 
cally in probabilistic terms by wave functions. One method 	 of precision, defects in the detector material become 
for calculating the wave functions, used in the literature to 65 extremely important. From a materials science perspective, 
describe surface inversion layers in semiconductors, is to 	 many of the challenges currently faced by developers of sci- 
self-consistently solve the Poisson and Schr6dinger equa- 	 entific imaging detectors come down to controlling the sur- 
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faces and interfaces comprising the solid-state device. More 	 use delta-doping technology to extend the spectral range of 
generally, controlling electronic states at semiconductor sur- 	 the imagers to cover the entire UV-NIR spectral range with 
faces and interfaces is the key to virtually all electronic 	 100% internal QE (nearly 100% DQE in UV-NIR with AR 
devices. 	 coating), and enable excellent stability, uniformity, and low 
Fabrication Processes 	 5 dark current. This technology has been successfully demon- 
We now describe fabrication processes for devices using 	 strated on a variety of CCDs and CMOS designs and formats. 
back illumination technology based on delta-doping, thin- 	 The exceptional performance of delta-doped devices has been 
ning, and packaging. The back illumination technology can 	 verified by many groups, and demonstrate that delta-doped 
be applied to CCD wafers available from a commercial sili- 	 detectors provide the exceptional stability required for preci- 
con "foundry" or vendor of processed wafers. Delta doping io sion photometry. 
technology when applied to a variety of CCDs and CMOS 
	
In addition to the high performance that they enable, the 
imaging arrays has enabled 100% internal quantum efficiency 	 processes are done at low temperature, and are therefore 
(QE), high stability in the QE, uniformity of response, and 	 entirely compatible with VLSI device structures. This pro- 
low dark current. It has been demonstrated that the applica- 	 vides the flexibility to work with virtually any device design. 
tion of this technology to CCD designs advances the state of 15 	 Delta doping is a technique that uses molecular beam epi- 
the art as measured by such essential performance parameters 	 taxy (MBE) to passivate a back illuminated silicon imaging 
as quantum efficiency (QE), spectral range, dark current, 	 array by placing a very high concentration of charge near the 
stability, uniformity, dark current, point spread function, and 
	
back surface of the imager. Delta-doped detectors have been 
sensor flatness. 	 demonstrated with 100% internal QE from the extreme UV 
Important features of the technology include Delta-doped 20 (n-channel) through the near infrared (p-channel) with dark 
back surface passivation for 100% internal QE with excep- 	 current of 0.5 electrons/pixel/hour (at —130° C.), and excep- 
tional stability and photometric accuracy; robust support and 	 tional uniformity and photometric stability. Delta doping is a 
thinning technology for 100 micron thickness while main- 	 low temperature process that is fully compatible with VLSI 
taining flatness; and integrated AR coatings for optimized 
	
fabrication. 
performance in different spectral bands. 	 25 	 Delta doping is an atomically precise epitaxial crystal 
One application is in the Large Synoptic Survey Telescope 	 growth technology. This process creates a highly doped sili- 
(LSST) which expected to break ground in more than wide 	 con layer that is confined to several monolayers (-2 mu) at the 
field imaging. In particular, great attention is expected to 	 back surface of a back-illuminated CCD. This effectively 
achieve accurate knowledge of photometric precision, astro- 	 passivates the surface in such a way that it is extremely stable 
metric precision and PSF (point-spread function). Each one 30 to environmental variation as shown in FIG. 3. 
of these attributes is expected to directly result in major 	 Because the delta doped layer is so thin, there is essentially 
advances in astronomy (e.g. Galactic archeology, Galactic 	 no optical loss in this layer, even at very short wavelengths 
dynamics and stellar kinematics and weak lensing). 	 (UV) as shown in FIG. 5. 
The sensor, comprising Charge Coupled Devices (CCDs), 	 Delta doping is compatible with a broad range of antire- 
is critical to the success of LSST. Sensitivity demands the 35 flection coating designs and materials. The response is easily 
highest possible quantum efficiency over the visible bands as 	 tailored by integration of AR coatings of choices. Delta dop- 
well as accurate knowledge of linearity and flat surfaces with- 	 ing does not require any post process annealing and it pro- 
out intrinsic variations. Delta-doped CCDs satisfy these 	 duces very uniform flat fields. 
demanding requirements. Indeed, there is evidence that delta- 	 One of the most important features of delta doped imaging 
doped CCDs are superior to conventional CCDs. 	 4o arrays is the stability of their response as a function of time 
There is great interest in these devices for both upgrading 	 (See FIG. 7), environment, temperature, and illumination. 
present instruments at the Mount Palomar observatory (the 	 The delta doping process is reproducible and has been dem- 
venerable Double Beam Spectrograph) and the Keck Obser- 	 onstrated on many CCD formats manufactured by various 
vatory (Echellete Imaging Spectrometer and a recently pro- 	 vendors (FIG. 8). 
posed new seeing limited Echelle Spectrograph). 	 45 	 FIG. 9 demonstrates both the precision control afforded by 
An end-to-end post fabrication device processing to pro- 	 MBE and the importance of having that control for back 
duce high performance silicon imaging arrays of various 	 illuminated imager performance. A thin electrode is essential 
designs for the UV to NIR range of the spectrum is described. 	 to QE and more importantly the stability of QE. For example, 
Nonequilibrium crystal growth techniques are used to engi- 	 ion implanted layers are thicker than delta layers and ulti- 
neer the device bandstructure to deliver maximum QE, mini-  50 mately are limited by the physics of the process. FIG. 9 shows 
mized leakage and dark current, and optimum spectral range 	 the effect of embedding the delta layer (charge) at different 
in a stable and reliable device structure. 	 depths below the back surface of the device, an exercise in 
Elements of the technology include development of 	 atomic layer control of composition and position of the criti- 
n-channel p-type delta doped CCDs, extension of the CCD 	 cal charge that is only possible by MBE. When the delta layer 
response for EUV and low energy particle detection, devel-  55 is closest to the back surface (1.5 nm cap) there is essentially 
opment of high-speed delta doped CCD cameras and devel- 	 no optical loss in the back surface contact over the entire 
opment of delta doped p-channel LBNL CCDs. Additional 	 range tested (250-1100 mu). The exceptional stability offered 
features include the growth of delta-doped layers on fully 	 by delta doping comes from high quality epitaxial material 
processed n-channel CCDs in order to modify the interface 	 and precise control over the dopant profile. 
bandstructure and achieve 100% internal QE, and growth 6o Bonding, Thinning and Surface Preparation Prior to MBE 
processes for n-type delta doping for high purity p-channel 
	
Growth 
CCDs with near-100% internal QE. Detector processing ele- 	 Fully processed wafers of CCD imagers have to be pre- 
ments include thinning of n-channel conventional CCDs and 	 pared for the surface passivation by suitably attaching a sup- 
CMOS arrays down to 5 micron and chemical mechanical 	 port wafer and then thinning the wafer to remove its low 
polishing. 	 65 resistivity bulk silicon. Low-temperature oxide bonding is 
The end-to-end processes for producing back-illuminated 	 used to attach the support wafer. This bonding process can be 
silicon imaging arrays start from fully-fabricated devices, and 	 achieved without damaging the processed circuitry as would 
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occur under high temperature oxide bonding. The bonding 
process has been developed by others, is well known, and 
described elsewhere. Briefly, in a sequence of oxide applica-
tion and flattening, the layered structure of the processed 
wafer is given a thick oxide coating that is smooth and flat. 5 
The wafer bond is achieved by mating the now-smooth pro-
cessed wafer to an equally smooth substrate wafer. In low-
temperature oxide bonding, the contact surfaces of the two 
wafers are meticulously cleaned of all particles. The particle 
cleaning process must remove all particles larger than 50 mu. io 
The wafers are aligned and allowed to make contact. The 
initial point of contact draws the two surfaces tightly together 
and the region of bonded contact rapidly spreads over the 
entire surface. A suitable attachment of wafers is able to 
sustain its bond through the remaining processing steps. Spe- 15 
cifically, the bond must resist shearing action in wafer grind-
ing and Chemical Mechanical Polishing (CMP). Addition-
ally, during MBE growth temperatures up to 450 degrees C., 
the oxide used in the bond must not release gasses that blister 
in the interface. The choice of oxide growth process and 20 
subsequent anneal steps play a large role in preventing blis-
ters. 
The backside of the CCD wafer is ground and polished 
with CMP down to a distance of 10 microns from its epitaxial 
layer. The substrate wafer protects the CCD wafer from 25 
mechanical harm. The next step is to etchto the epitaxial layer 
using a process that has been developed by others, is well 
known, and described elsewhere. Briefly, Hydrofluoric, 
Nitric, and Acetic acids (HNA) are mixed in a ratio of 1:3:8 
and, under ultrasonic agitation, allowed to etch the bonded 30 
wafer pair. The bonded wafer is removed after the HNA has 
reached the CCD wafer's epitaxial layer. The 1:3:8 composed 
HNA automatically stops etching at the five-order-of-magni-
tude change in resistivity at the epitaxial layer. Additional 
brief etches in 1:40:15 HNA and Hydrofluoric acid with 35 
KMnO4 often help to remove stains and discolorations. 
One important feature is the dedicated chemical mechani-
cal polishing (CMP) and chemical etching facilities and pro-
cedures. These procedures have been applied at the die or 
wafer level to high-speed CMOS imagers, high purity and 40 
thick LBNL CCDs with extended red response, and to hybrid 
silicon imaging arrays. FIG. 10 shows a 6-inch wafer thinned 
down to six microns while it is attached to a support substrate. 
Polishing is achieved with high precision using in-house 
CMP. 45 
For fully depleted CCDs, the delta doped layer serves the 
additional important role of a uniform and stable back-sur-
face contact for substrate biasing to achieve full depletion for 
excellent point spread function. An important feature of the 
process is that it is low temperature and can be applied to fully 50 
fabricated CCDs, complete with metallization. This enables 
delta doping technology to be combined with any manufac-
turers CCD design with minimal effort, providing a universal 
solution for back surface passivation and electrical contact. 
High Throughput Processes and Manufacturability 55 
An important element of a high yield high throughput 
process is to increase the capacity and yield of delta doping 
processes so that complete wafers containing fully fabricated 
devices can be delta doped. An 8-inch MBE with multiple 
wafer capacity is use. Multiple wafers can be prepared and 60 
loaded into the machine and delta doping a lot run can be 
accomplished in a matter of days. 
FIG. 14 is a diagram in schematic form that shows a back 
illuminated CCD having a flat, 100-micron thick CCD with 
high and stable QE over the 400-1000 nm wavelength range. 65 
A handle wafer is used as a fanout to mirror the bond pads of 
the CCD at their exact locations. The handle wafer is prepared 
by producing metal-filled via holes in thick silicon wafers. 
Oxide is deposited on the wafer for direct low temperature 
wafer-wafer bonding. In parallel, the CCD wafer is also pre-
pared by deposition and planarization of oxide on the cir-
cuitry frontside surface. After low temperature direct bond-
ing, the device is robust and can be thinned down to 100-
micron. Devices are then delta doped, AR coated, and 
individually packaged, screened and fully tested. 
Device Fabrication 
We now describe several procedures for fabricating back 
illuminated devices having delta doped regions. 
FIG. 15 is a flow diagram that illustrates steps in the fab-
rication of devices using a technique involving full wafer 
support. At step 1502, there is provided a front surface CMOS 
structure defined in 10 µm epi on a 8" substrate, which is —800 
µm thick. Step 1502 shows a starting device. The substrate is 
shown as dark gray, silicon epilayer comprising the device is 
shown as light gray, and the thin dark layer at top comprises 
the electronic structures patterned on the silicon epilayer that 
perform essential device functions. At step 1504, a thick 
oxide is deposited on the front surface of the wafer. Step 1504 
show the deposition of a thick dielectric layer as preparation 
for bonding. At step 1506, the oxide is planarized. Step 1506 
shows the planarization of the surface as preparation for 
bonding. At step 1508, the wafer is bonded to a silicon support 
wafer. At step 1510, the device layer is CMP to approximately 
50 µm thickness. Step 1510 shows coarse thinning (e.g., 
grinding, polishing) to reduce the thickness of the device 
substrate. Step 1512 shows ex vacuo surface preparation 
steps, including final chemical thinning and surface prepara-
tion prior to entry into the vacuum system. At step 1512, an 
etch in HNA chemical etch is used to expose the epi back 
surface. In some cases, HNA mixtures can produce Si etch 
rates well over 100 µm/min, such as Spinetch products from 
General Chemical, 90 East Halsey Road, Parsippany, N.J. 
07054. At step 1514, the wafer is chemically cleaned to pre-
pare for MBE growth. Step 1514 shows in vacuo surface 
preparation and MBE growth as described in this application. 
MBE growth adds very little material to the wafer. A dia-
gram that might be provided would show little physical 
change, because the thicknesses involved are so small. The 
MBE growth procedure includes the steps of back surface 
preparation in a glove box having a nitrogen atmosphere, 
including a UV ozone and HE spin cleaning, and loading 
devices into a multiwafer platten on an 8" MBE machine; 
performing the MBE growth of the delta-doped layer, 
approximately 3 mn thick; growing an oxide layer, for 
example by steam oxidation, such as could be done in a glove 
box just by letting wafers sit in high humidity for 30 minutes; 
and applying an AR coating. From this point on, the back 
surface must not be exposed to chemicals or contaminants 
that could affect either the AR coating or delta-doped layer. 
The delta-doped layer is extremely robust, but it is very thin, 
and the AR-coating must be kept free of contaminants that 
might absorb UV light. 
FIG. 16 is a flow diagram that illustrates packaging steps in 
the fabrication of devices according to another embodiment. 
At step 1602, thick photoresist is deposited, in quantity suf-
ficient to withstand reactive ion etching (RIE). Step 1602 
shows the deposition of mask material (e.g., photoresist) on 
the back surface of the device structure from Step 1514. At 
step 1604, the photoresist is patterned, with a pattern deter-
mined by the size and position of bond pads. It is preferable to 
have large bondpads, to expose  larger area forwire bonding. 
Step 1604 shows the patterning of mask material to expose 
the back surface over the bond pads. At step 1606, the RIE is 
performed to expose the bond pads from underneath the 
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wafer. Approximately 10 µm of silicon is removed to expose 	 form a volatile product that is pumped away. The result is a 
the pads. Step 1606 shows etching through the silicon epil- 	 hydrogen terminated silicon surface, ready for MBE-growth. 
ayer to expose device bond pads from the back. At step 1608, 	 A preferred application of this method is to concurrently 
metal is deposited to form a contact layer. Possible methods 	 add NH3 and NF 3 in a ratio of greater than 2:1 through a 
for the deposition include the use of shadow masks, ALD, or 5 remote plasma source. The silicon substrate is kept at a tem- 
electrodeposition. Step 1608 shows deposition of contact 	 perature below 100° C. during this exposure. The reactive 
layer (which is optional). At step 1610, the photoresist is 	 species generated by the plasma source react with the silicon 
stripped and the devices are cleaned. Step 1610 shows the 	 oxide to form an ammonium hexafluorosilicate layer. When 
stripping of mask material and cleaning the devices. At step 	 the NH3 and NF3 are combined in the right ratio, the reaction 
1612, a package substrate is applied and the devices are wire io is extremely selective to silicon dioxide and does not etch the 
bondedto contact pads. Step 1612 shows dicing the wafer and 	 underlying silicon. Once the reaction is complete, the plasma 
package individual devices. 	 source is shut off and temperature of the silicon substrate is 
Vacuum Integrated Selective Chemical Removal of Native 	 raised above 100° C. At the higher temperatures the ammo- 
Oxide Prior to MBE Growth 	 nium hexafluorosilicate layer becomes volatile and it evapo- 
Molecular Beam Epitaxy (MBE) is a technique used fox the 15 rates or sublimes from the silicon surface. As stated earlier, 
growth of crystalline materials on a chosen substrate. In con- 	 the result is a hydrogen terminated silicon surface, free of 
ventional practice, to attain the required material properties in 	 impurities and ready for MBE-growth. 
the MBE-grown film, the substrate surface is carefully pre- 	 While the above is a preferred embodiment of the dry 
pared prior to MBE using a combination of UV-ozone expo- 	 process for oxide removal, it is expected that the NH 3 and NF 3 
sures, and aqueous HF spin cleans to selectively remove the 20 reagents could be replaced by a suitable combination of other 
native oxides and surface contamination known to form on 	 nitrogen, hydrogen, and fluorine containing gaseous or vapor 
silicon substrates after air exposure. However, this process is 	 species, such as hydrogen, nitrogen, hydrazine, HF vapor, and 
labor intensive, is known to leave residue, and is not readily 	 F2 gas. 
scalable to processing of large substrates (6" diameter and 	 These two steps, oxidation to remove carbonaceous resi- 
greater). 	 25 due and oxide removal, can be repeated multiple times, if 
Processes that utilize gaseous or vapor phase compounds 	 desired, to improve the cleanliness of the silicon surface. The 
are readily scalable to large substrate areas. Recent work 	 oxidation step will grow a new silicon oxide layer on the 
published in the open literature and US patents show that 	 hydrogen terminated silicon surface, which can then be 
surface pretreatments combining gas-phase mixtures of NH 3 , 	 etchedaway by theNH 3  and NF 3 oxideremoval step. Because 
NF3, and HF have successfully removed the native oxide from 30 of the differences in free energy of different crystallographic 
silicon. As these processes have shown to be selective, they 	 surfaces or planes in a crystal, repeated oxidation and oxide 
have typically been employed to clean oxide from silicon 	 removal may also provide a more uniform surface, for 
transistors prior to forming contacts. 	 example by removing small asperities of dimensions of one or 
As these reactions occur at relatively low substrate tem- 	 more atoms. 
peratures (100 C and below), these same process conditions 35 	 An important improvement in cleaning the wafers prior to 
are directly ammenable to use as a surface pretreatment prior 	 MBE growth has been developed. This process for chemical 
to low temperature (<500° C.) MBE-growth. However, to 	 removal of native oxide prior to the MBE growth can be 
achieve the same surface quality on UV-Vis detectors using a 	 practiced within the MBE apparatus. Such a process is 
"dry" process, it is necessary to replicate the functionality of 	 expected to provide better cleanliness, less difficulty in wafer 
the two discrete steps (UV-ozone and HF spin clean) of the 4o handling, and improved throughput and yield. 
7PL baseline process. As described herein, these two steps are 	 FIG. 20 is a diagram that illustrates some preprocessing 
integrated into one preparation chamber vacuum integrated 	 steps prior to native oxide removal, in which an imaging 
on a cluster tool with an MBE-growth chamber. It is also 	 device is attached to a support wafer, and the imaging device 
feasible to have two separate vacuum integrated preparation 	 is then thinned, leaving a native silicon oxide layer that is 
chambers that separate these two surface preparation steps. 45 contaminated with carbon residue. 
Turning to the single preparation chamber embodiment, a 	 FIG. 21 is a diagram that illustrates cleaning technology 
plasma source is used to create reactive ionic and/or atomic 	 using conventional processing techniques. Carbon is cleaned 
species (hydrogen, oxygen, argon) and/or ozone to clean 	 using a UV Ozone process, and HF Spin Clean is used for 
carboneous residue from the substrate surface. It is recog- 	 final surface preparation steps to remove the native oxide. 
nized that the same reactive clean could also be completed in 50 Until now, these processes have been performed in dedicated 
a vacuum integrated chamber using any one of several differ- 	 systems that cannot be easily integrated with Si MBE tech- 
ent methods and equipment that generate reactive ionic and/ 	 nology. 
or atomic species (hydrogen, oxygen, argon) and/or ozone. 	 FIG. 22 is a diagram that shows the process flow in a new 
These might include, but are not limited to: a remote plasma 	 wafer cleaning technology that is compatible with Si MBE 
source, a UV lamp, a direct ICP, ECR, RIE, or other plasma 55 processing, and can be implemented in an MBE system. The 
source, or a thermal anneal chamber for introduction of 	 process is a dry process performed in a vacuum chamber. The 
reducing, oxidizing, and/or inert gases. 	 carbon residue is removed with an oxygen plasma clean. The 
The step to remove carbonaceous residue is subsequently 	 native oxide is then removed using a NH 3 +NF3 gaseous 
followed by a step to remove the silicon oxide from the 	 chemical cleaning process. In the new process, the apparatus 
surface of the silicon. There are many possible embodiments 6o needed for plasma and thermal cleans is mounted to a cluster 
of this oxide removal process. A preferred method utilizes an 	 tool, enabling fully integrated, fully automated processing 
exposure to NH 3 and/or fluorine containing gases. The fluo- 	 with the subsequent Si MBE. As stated earlier, these dry 
rine containing gases include NF 3 , F2 and HE These gases 	 process cleaning steps can be separated into dedicated cham- 
can be introduced concurrently or sequentially. The gases 	 bers (one each for carbon removal and oxide removal) if 
may also be broken down utilizing a remote or direct plasma 65 desired. The reactive species for dry cleaning of these silicon 
source to generate more ionic and/or atomic reactive species. 	 substrates may also be generated by UV or other alternative 
These gases react with the oxide on the silicon substrate to 	 methods that do not involve a plasma. It is expected that a 
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plasma of other chemical species than oxygen can also be 
used to remove carbon from the surface of the wafer. 
FIG. 23 is a diagram that illustrates the chemistry that 
occurs intheNH 3 +NF3 plasma cleaning process. A reaction is 
performed at room temperature whereby Si oxide reacts with 
NH3 and NF3 introduced as gases through a remote plasma 
source to form an ammonium fluorosilicate, (NH 4) 2SiF 6 . The 
ammonium fluorosilicate can be thermally desorbed from the 
silicon wafer by heating, leaving a hydrogen-bonded silicon 
surface. If necessary, the oxygen plasma clean and the NH 3 + 
NF3 plasma clean process can be repeated to assure that the Si 
wafer is clean. 
To implement this procedure, as illustrated in FIG. 24, an 
integrated vacuum surface preparation chamber is outfitted 
with a plasma source 2402, a throttle valve and controller 
2404, and a reactive gas supply 2406. Pumping equipment 
2408 including a MagLev Turbo pump backed by dry 
mechanical pump is provided. This integrated vacuum sur-
face preparation system is integrated in a cluster tool arrange-
ment to enable selective chemical removal of organics and 
native oxides prior to MBE growth, and transfer of a cleaned 
device to the MBE growth chamber without air exposure, for 
example by way of a valved mutual communication port. This 
arrangement enables a high quality hydrogen terminated sur-
face to be available for silicon epitaxy. NH 3/NF3 dry cleaning 
processes have not been applied to surface cleaning and 
preparation prior to the surface passivation step in the fabri-
cation of scientific grade UV-Optical imagers. 
FIG. 25 is a schematic diagram illustrating the provision of 
reagent gases (0 2, NH3 , F2/NF3, and H2) and carrier gases 
(N2, Ar, He) to the preparation chamber of the MBE system. 
The method described provides a significant process 
throughput and cost advantage over the wet chemical meth-
ods currently employed. This method is expected to improve 
the performance of other back surface passivation techniques 
such as in situ doped polysilicon. 
State-of-the-art CCD fabrication facilities currently use six 
inch wafers, and state-of-the-art CMOS imager foundries use 
eight inch wafers. In order to enable full wafer scale produc-
tion of delta-doped CCDs and CMOS detectors, JPL has 
recently acquired a production grade Veeco GEN200 Silicon 
MBE. FIG. 26 is a diagram showing in schematic form the 
components of the Veeco GEN200 Silicon MBE apparatus. 
The new MBE is equipped with a cluster tool with an auto-
mated sample transfer system that can move wafer cassettes 
between chambers under computer control. Attached to the 
cluster tool are a load-lock chamber and a UHV storage 
module with motorized elevators, enabling the loading and 
storage of up to eight wafer cassettes at a time. Each wafer 
cassette holds a 10" platen, which can be configured for single 
wafers up to 8" in diameter or for multiple smaller wafers. The 
preparation chamber is separately pumped, and equipped 
with a sample heater, gas inlet ports, and an rf source config-
ured for implementing in vacuo surface preparation pro-
cesses. The preparation chamber was custom made according 
to JPL requirements. The growth chamber has 12 effusioncell 
ports to accommodate multiple dopant materials, and dual 
e-beam sources enabling codeposition of silicon and up to 
four additional source materials. The entire system is under 
computer control, enabling the development of automated 
multi-wafer processes for high-throughput delta-doping of 
CMOS and CCD wafers. It is recognized that silicon process-
ing technologies have tended to migrate towards larger sub-
strates over time. This methodology of vacuum integrated 
MBE processing of silicon substrates is readily scalable as the 
size of these substrates increases. 
In addition to the in-vacuo surface preparation apparatus, 
the system has also been integrated with an ex-vacuo surface 
preparation hardware and process flow. The ex-vacuo system 
includes a UV-ozone processing chamber capable of holding 
5 device wafers up to 8 inches in diameter matching the capa- 
bility of the 8-inch MBE system to which it is attached. 
A sample is first processed in the UV-ozone processing 
chamber. Following UV-ozone surface treatment the sample 
is transferred into a dual glove box system having a transport 
io chamber where humidity and oxygen levels are continuously 
monitored and controlled to maintain near-zero conditions. 
The system maintains lower than 2 ppm oxygen and humidity 
to ensure that no further surface reactions occur on the pre-
pared samples. The glove box system is sized to accommo- 
15 date full cassettes of 8-inch device wafers ensuring that the 
glove box environment remains sealed against the atmo-
sphere. This increases growth throughput by allowing pro-
cessing, storage and transfer of large quantities of wafers all 
under the highly controlled glove box environment. Cassette 
20 operation in the loading and unloading of the glove box 
ensures that the atmospheric exposure of the glove box load 
lock chamber is limited to a single opening and closing per 
batch reducing the overall contamination risk. 
The first of the two glove boxes contains an HE spin cleaner 
25 for surface deoxidation and cleaning. This HE spin cleaner is 
capable of holding 8-inch wafers in order to match the capa-
bility of the 8-inch MBE system. The HE spin cleaner is fully 
computerized allowing total automation of the spin and dis-
pensing operations. Full computer control of the spin and 
3o dispense operations ensures high repeatability from wafer to 
wafer and batch to batch. Transfer into and out of the spin 
cleaner is a manual operation but this minimally impacts the 
high throughput operations as the spin process is more time 
consuming than the transfer itself. The repeatability of the 
35 operation also outweighs any loss of time for single manual 
transfers through the spin cleaner. Additionally, the con-
trolled environment of the glove box significantly minimizes 
the problems with surface degradation after processing such 
that a full cassette of wafers canbe spinprocessed completely 
40 prior to transferring to the loading stage. 
The second of the two glove boxes contains the work area 
for loading and unloading platens for use in the 8-inch MBE 
as well as the physical interface from the glove box to the 
MBE. Once again this is a fully controlled environment 
45 ensuring that the freshly prepared surfaces are not damaged or 
contaminated. In this second glove box the cassettes of device 
wafers can be loaded into the platens that are then transferred 
to the load lock chamber on the MBE. With the load lock 
chamber opening only into the glove box, the environment of 
50 the load lock can also be maintained in an inert state. This 
inert state accomplishes not only the task of maintaining a 
clean environment to prevent contamination of the device 
wafers but also improving pump down speed of the load lock. 
The faster pump down speed allows the device wafers to enter 
55 the MBE process stream more quickly than conventional 
atmospheric load lock access. Time savings between the 
glove box load lock and a conventional atmospheric load lock 
can exceed 50%. 
The final stage is a load lock that is capable of holding up 
60 to eight system platens with the number of wafers per platen 
dependent on the wafer size. For the maximum 8-inch device 
wafer, each platen can hold one wafer. A storage module 
integrated with the load lock can hold an additional eight 
platens allowing the system to be loaded with up to sixteen 
65 platens for processing. The fully automated MBE can now 
transfer samples through the MBE process stream at which 
point finished samples can be unloaded from the load lock 
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while others await processing in the storage module. This 
permits overlapping load and unload cycles that provide one 
of the largest throughput gains of the entire system. Unload-
ing into the controlled glove box again ensures that finished 
samples remain clean until a full growth campaign is com- 5 
pleted. At this point a full cassette can be removed from the 
glove box and exchanged for a new cassette in a single load 
and unload cycle ensuring minimal contamination of the 
glove box environment. 
The existing ex vacuo wafer processing system is a proto- 10 
type for a fully automated system that will integrate wafer 
cleaning, surface activation, wafer bonding, thinning, and 
surface preparation. The components used to construct the 
processing equipment that we have described for such an 
automated system, including robotic transfer systems, are 15 
commercially available. We believe that they can be adapted 
to the specific requirements of 7PL's integrated MBE appa-
ratus. 
Devices 
The systems andmethods of the invention can be applied to 20 
CCD devices, CMOS devices, NMOS devices, photodiodes 
and photodiode arrays, and silicon solar cells, as well as other 
devices built in silicon. 
Abrupt Doping Profile 
In some embodiments, an abrupt profile having a dopant 25 
concentration at least 1020 cm-' and a dopant gradient at least 
one decade per mir is provided within a silicon device. In 
other embodiments, the abrupt profile has a dopant concen-
tration at least 1021 CM  -3 and a dopant gradient at least one 
decade per nun. 30 
There can occur suppression of leakage current generation 
because an abrupt doping profile acts as a tunnel barrier to 
prevent charge transfer from the surface to the bulk, in addi-
tion, suppression of charge trapping at the surface occurs 
because quantum confinement increases the energy of the 35 
ground state such that electrons at the surface can only exist at 
sufficiently high energies that they are not bound to the sur-
face. This is significant because UV light creates electrons at 
sufficiently high energy to reach the surface, but such elec-
trons are in an excited state relative to lower-energy bulk 40 
states, and there is no bound state at the surface that can 
effectively trap them. 
Computer Control 
General purpose programmable computers useful for con-
trolling instrumentation, recording signals and analyzing Sig- 45 
nals or data according to the present description can be any of 
a personal computer (PC), a microprocessor based computer, 
a portable computer, a microcomputer, or other type of pro-
cessing device. The general purpose programmable computer 
typically comprises a central processing unit, a storage or 50 
memory unit that can record and read information and pro-
grams using machine-readable storage media, a communica-
tion terminal such as a wired communication device or a 
wireless communication device, an output device such as a 
display terminal, and an input device such as a keyboard. The 55 
display terminal can be a touch screen display, in which case 
it can function as both a display device and an input device. 
Different and/or additional input devices can be present such 
as a pointing device, such as a mouse or a joystick, and 
different or additional output devices can be present such as 60 
an enunciator, for example a speaker, a second display, or a 
printer. The computer can run any one of a variety of operat-
ing systems, such as for example, any one of several versions 
of Windows, or of MacOS, or of UNIX, or of Linux. Com-
putational results obtained in the operation of the general 65 
purpose computer can be stored for later use, and/or can be 
displayed to a user. At the very least, each microprocessor- 
20 
based general purpose computer has registers that store the 
results of each computational step within the microprocessor, 
which results are then commonly stored in cache memory for 
later use. 
"Microcomputer" is defined herein as synonymous with 
microprocessor, microcontroller, and digital signal processor 
("DSP"). It is understood that memory used by the micro-
computer, including for example instructions for data pro-
cessing coded as "firmware" can reside in memory physically 
inside of a microcomputer chip or in memory external to the 
microcomputer or in a combination of internal and external 
memory. Similarly, analog signals can be digitized by a Stan-
dalone analog to digital converter ("ADC") or one or more 
ADCs or multiplexed ADC channels can reside within a 
microcomputer package. It is also understood that field pro-
grammable array ("FPGA") chips or application specific inte-
grated circuits (ASIC") chips can perform microcomputer 
functions, either in hardware logic, software emulation of a 
microcomputer, or by a combination of the two. Apparatus 
having any of the inventive features described herein can 
operate entirely on one microcomputer or can include more 
than one microcomputer. 
Recording the results from an operation or data acquisition, 
such as for example, recording results at a particular fre-
quency or wavelength, is understood to mean and is defined 
herein as writing output data in a non-transitory manner to a 
storage element, to a machine-readable storage medium, or to 
a storage device. Non-transitory machine-readable storage 
media that can be used in the invention include electronic, 
magnetic and/or optical storage media, such as magnetic 
floppy disks and hard disks; a DVD drive, a CD drive that in 
some embodiments can employ DVD disks, any of CD-ROM 
disks (i.e., read-only optical storage disks), CD-R disks (i.e., 
write-once, read-many optical storage disks), and CD-RW 
disks (i.e., rewriteable optical storage disks); and electronic 
storage media, such as RAM, ROM, EPROM, Compact Flash 
cards, PCMCIA cards, or alternatively SD or SDIO memory; 
and the electronic components (e.g., floppy disk drive, DVD 
drive, CD/CD-R/CD-RW drive, or Compact Flash/PCMCIA/ 
SD adapter) that accommodate and read from and/or write to 
the storage media. Unless otherwise explicitly recited, any 
reference herein to "record" or "recording" is understood to 
refer to a non-transitory record or a non-transitory recording. 
As is known to those of skill in the machine-readable 
storage media arts, new media and formats for data storage 
are continually being devised, and any convenient, commer-
cially available storage medium and corresponding read/ 
write device that may become available in the future is likely 
to be appropriate for use, especially if it provides any of a 
greater storage capacity, a higher access speed, a smaller size, 
and a lower cost per bit of stored information. Recording 
image data for later use (e.g., writing an image to memory or 
to digital memory) can be performed to enable the use of the 
recorded information as output, as data for display to a user, 
or as data to be made available for later use. Such digital 
memory elements or chips can be standalone memory 
devices, or can be incorporated within a device of interest. 
"Writing output data" or "writing an image to memory" is 
defined herein as including writing transformed data to reg-
isters within a microcomputer. 
Theoretical Discussion 
Although the theoretical description given herein is 
thought to be correct, the operation of the devices described 
and claimed herein does not depend upon the accuracy or 
validity of the theoretical description. That is, later theoretical 
developments that may explain the observed results on a basis 
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different from the theory presented herein will not detract 
from the inventions described herein. 
Any patent, patent application, or publication identified in 
the specification is hereby incorporated by reference herein in 
its entirety. Any material, or portion thereof, that is said to be 
incorporated by reference herein, but which conflicts with 
existing definitions, statements, or other disclosure material 
explicitly set forth herein is only incorporated to the extent 
that no conflict arises between that incorporated material and 
the present disclosure material. In the event of a conflict, the 
conflict is to be resolved in favor of the present disclosure as 
the preferred disclosure. 
While the present invention has been particularly shown 
and described with reference to the preferred mode as illus-
trated in the drawing, it will be understood by one skilled in 
the art that various changes in detail may be affected therein 
without departing from the spirit and scope of the invention as 
defined by the claims. 
What is claimed is: 
1. A silicon processing method, comprising the steps of: 
providing an MBE apparatus, comprising: 
an epitaxy chamber configured to perform molecular 
beam epitaxy on a silicon material; 
two preparation chambers, at least one preparation 
chamber of said two preparation chambers configured 
to clean a surface of said silicon material of surface 
contaminants by a process having an impurity 
removal step, and having an oxide removal step, said 
at least one preparation chamber having at least one 
mutual communication port with said epitaxy cham-
ber whereby said silicon material can be transferred 
between said epitaxy chamber and said at least one 
preparation chamber; said at least one preparation 
chamber having in communication therewith a 
plasma source configured to generate an oxidizing 
plasma, at least one throttle valve, at least one con-
troller, and at least one reactive gas supply configured 
to provide reagent gases to said at least one prepara-
tion chamber; and pumping equipment configured to 
provide a reduced pressure within said at least one 
preparation chamber; 
providing a silicon material to be processed; 
removing an impurity from a surface of said silicon mate-
rial; 
reacting an oxide present on said surface of said silicon 
material with reagent gases to form a silicon compound 
volatile at a temperature below 450° C.; and 
removing said silicon compound to provide a clean hydro- 
gen-bonded silicon surface on said silicon material. 
2. The silicon processing method of claim 1, further com-
prising the step of: 
22 
performing molecular beam epitaxy on said silicon mate-
rial. 
3. The silicon processing method of claim 2, wherein said 
step of performing molecular beam epitaxy on said silicon 
5 material comprises performing delta doping. 
4. The silicon processing method of claim 1, wherein said 
silicon material is maintained at a temperature less than or 
equal to 450° C. 
5. The silicon processing method of claim 1, wherein said 
10 silicon material comprises a device selected from the group of 
devices consisting of a CCD device, a CMOS device, an 
NMOS device, a photodiode, and a silicon solar cell. 
6. The silicon processing method of claim 1, wherein said 
silicon material comprises a device configured to operate 
15 under back-illumination. 
7. The silicon processing method of claim 1, wherein said 
impurity removal step is performed in a first of said two 
preparation chambers and an oxide removal step is performed 
in a second of said two preparation chambers. 
20 	 8. The silicon processing method of claim 1, wherein said 
impurity removal step and oxide removal step are repeated 
multiple times. 
9. The silicon processing method of claim 1, wherein one 
of said first and second preparation chambers is a glove box. 
25 10. The silicon processing method of claim 1, wherein said 
impurity removal step and said oxide removal step are 
repeated multiple times. 
11. The silicon processing method of claim 1 wherein said 
impurity removal step is an oxidation step. 
30 	 12. The silicon processing method of claim 11, wherein 
said oxidation step is performed using a gas comprising oxy-
gen. 
13. The silicon processing method of claim 11 wherein said 
impurity comprises carbon. 
35 	 14. The silicon processing method of claim 1 wherein said 
impurity removal step is a reduction step. 
15. The silicon processing method of claim 14, wherein 
said reduction step is performed using a gas selected from the 
group consisting of H z, NH3 , and mixtures thereof. 
40 16. The silicon processing method of claim 14, wherein 
said impurity comprises carbon. 
17. The silicon processing method of claim 1, wherein said 
oxide removal step is performed using a gas selected from the 
group consisting of NF 3 , NH3 , Nz, Hz and mixtures thereof. 
45 18. The silicon processing method of claim 1, wherein said 
oxide removal step is performed using a fluorine containing 
gas. 
19. The silicon processing method of claim 18, wherein 
said fluorine containing gas is selected from the group con-
50 sisting of HF, NF 3 , and Fz and mixtures thereof. 
